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[571 ABSTRACT 
A planar frequency tripler comprised of two semicon- 
ductor diode structures connected back-to-back by an 
n+ doped layer (N+) of semiconductor material utilizes 
an n doped semiconductor material for a drift region 
(N) over the back contact layer in order to  overcome a 
space charge limitation in the drift region. A barrier 
layer (B) is grown over the drift region, after a sheet of 
n-type doping (Nsheer) which forms a positive charge 
over the drift region, N, to internally bias the diode 
structure. Two metal contacts are deposited over the 
barrier layer, B, with a gap between them. To increase 
the power output of the diodes of a given size, stacked 
diodes may be provided by alternating barrier layers 
and drift region layers, starting with a barrier layer and 
providing a positive charge sheet at the interface of a 
barrier on both sides of each drift region layer with 
n-type 6 doping. The stacked diodes may be isolated by 
etching or ion implantation to the back contact layer 
N +  and a separate metal contact deposited on each 
stacked diode. 
6 Claims, 7 Drawing Sheets 
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characteristic of high Cmax/Cmin ratio by connecting 
PLANAR VARACTOR FREQUENCY MULTIPLIER two diodes back-to-back. 
DEVICES WITH BLOCKING BARRIER Each BIN+ back-to-back diode structure may be 
constructed, top to bottom, of Schottky metal contacts 
ORIGIN OF INVENTION 5 for external connections, a barrier layer with a thickness 
The invention described herein was made in the per- d h r z  10 to 30 nm, a charge sheet of n-tYPe doping, a 
fomance of work under a NASA contract, and is sub- drift region of intrinsic GaAs with a thickness ddrifr-50 
ject to  the provisions of Public Law 96-517 (35 USC . . . 150 nm, and an n+ layer internally Connecting the 
202) in which the contractor has elected not to rebin two diodes in antiseries. As noted above, no bias is 
title. 10 required as the sheet doping controls the operating 
point of the diodes. Thanks to the favorable structure 
TECHNICAL F I E L D  geometry, the parasitic series resistance is minimal and 
The invention relates to planar varactor frequency does not degrade due to skin effect. 
multiplier devices of the type disclosed in U.S. Pat. No. Lateral isolation from other devices on the same chip 
4,954,864 assigned to the United States of America as Is can be achieved by mesa etching and deposition of an 
represented by the Administrator of the National Aero- insulating dielectric, such as Si02. An additional light 
nautics and Space Administration which, by this refer- etch after metal deposition for surface contacts is rec- 
ence, is hereby made a part hereof. ommended in order to  reduce near-surface leakage be- 
tween the metal contacts. The  simple, high-yield planar 
2o process is appropriate for high-reliability hybrid inte- BACKGROUNDART 
A need exists to generate a near-millimeter wave gration of single devices with planar waveguide cou- 
radiation of moderate Power from a fundamental input pling and filter structures as well as for on-chip integra- 
wave using solid-state devices in a phased array that tion with planar antennas in quasi-optically coupled 
combines the outputs of the devices with no ohmic multidiode arrays, 
contacts between devices in a two-dimensional grid. The theoretical models presented here are not in- 25 
Gallium arsenide Schottky barrier VaraCtOr diodes tended to be rigorous but rather to serve as guides to the 
are the classical devices for frequency multiplication in prototype design of such structures. this spirit, an 
the microwave region. During the last two decades intrinsic cut-off frequency is estimated for each type of 
efforts have been made to adapt this device for opera- diode from the minimum series capacitance of the drift 
tion in the millimeter wave region. The most important 30 layer, Clmrn, occurring in depletion and its maximum 
improvement was the introduction of a moderately 
doped epitaxial layer on a heavily doped substrate for 
reduction of series resistance without loss of capaci- ( 1 )  
tance swing. However. the Schottky barrier varactor 
diode is still hampered by significant disadvantages, 35 Parasitic series resistance mug be added to R'mo,y for 
such as a substantial parasitic series resistance due to the calculation of the extrinsic cut-off frequency. In reality, 
d ~ m i c  back contact and the relatively long Path frorn time averages of series capacitance and resistance affect 
that contact to the active layer, especially when the skin the harmonic generation of the diodes making it &pen- 
effect becomes important. Another disadvantage is that dent On the signal waveforms and thus on the embed- 
the second harmonic is mainly generated so that for 40 ding and driving conditions, 
higher order multiplication expensive idler circuits must As noted above, w,hen the drift region is intrinsic (I), 
be provided. electrons injected from the back contact layer (N+) 
Those disadvantages are Overcome by the device carry a space charge limited current writh a transit time 
disclosed in the aforesaid patent and illustrated sche- limited response, The c-v characteristic in 
matically in FIG. lo .  It introduces the concept of back- 45 this has a steep transition. (dC/d\T)/C=q/kT, 
to-back varactor diodes with electron blocking barriers between C m t n  and Cmax enabling the ..space charge 
(B) over a positive charge sheet, an intrinsic drift region VaraCtor,. to generate a frequency spectrum of high 
(I), and a '+ doped region N T  that provides a back harmonic content suitable for triplers and higher order 
contact between the two BIN+ diodes. FIG. 16 is a multipliers already at low power levels, With 
diagram of its equivalent circuit. However, such a 50 
ited. 
The replacement of the Schottky barrier (which 
blocks only reverse current) by a barrier involving a 
rent) will enable the BIN+ device to  reach the maxi- 
mum capacitance without any external bias because it is 
already at an arbitrary reverse bias set by the positive 
back to  back in antiseries through the n+ doped region, 60 
a symmetrical capacitance-voltage (C-V) characteristic 
is obtained, and the structure generates only odd har- 
monics without idlers. Thus, by integrating two diodes 
back to back on one chip, back ohmic contacts are 
eliminated. 
In contrast to conventional varactor diodes with a 
Schottky barrier, BIN+ diodes with a Mott or hetero- 
junction barrier allow operation with a symmetric C-V 
series resistance, R ' ~ ~ ~ ,  occurring in accumulation, as 
~ c i =  1IR'maxCmin 
BIN+ device has its limitations; it is space charge lim- min= fd@ /ddrfi (2) 
and the high-field approximation 
positive charge sheet (which blocks also forward cur- 55 R',,,=d2dr~/2€d,/,r,,4. (3) 
one obtains 
charge sheet. When two such diodes are connected %= 2Vdddrfl (4) 
where A is the area of a single diode and vsis the effec- 
tive electron saturation velocity. which may depend on 
ddrifrand the field distribution. As ddrr/r/vs represents the 
average time needed by an electron to cross the drift 
65 region, the response of the BIN+ diode IS transit-time 
limited and does not depend on the electron concentra- 
tion. Estimates of the value of the average electron 
velocity in 100 nm GaAs layers range from 0.6X lo7 
5,27 8,444 
cm/s for space averaging to 3 x 107 cm/s for time aver- 
aging. A simulation for transit time devices gave values 
1 to 2X IO7 cm/s. Similar values have been calculated 
for Si. Table 1 lists the calculated intrinsic cut-off fre- 
TABLE 1 
Calculated for ddrifi = 100 nm and N = 10”/cm3 
q0 [cm2Ns] [cm/s] [kV/cm] [GHz] [THz) 
quencies. 5 
q/ p(N) vs Ecnr (N) fci (BIN) fci (BNN) 
10 
Si 12 700 I x 107 15 300 1.5 
GaAs 13 4500 1 to 2 to 4 300 to 8.6 
2 x 107 600 
The validity of the BIN+ concept of the aforesaid 15 
patent was proven with a single whisker-coupled Si- 
02/Si diode operating as a frequency doubler in a wave- 
guide mount and performing closely to the predictions 
of a large signal analysis for a stepfunction C-V. 
of back-to-back BIN+ diodes with characteristic values 
related to physical diode properties. The maximum 
capacitance is reached when both diodes are in accumu- 
lation, whereas at the minimum capacitance one diode is 
in accumulation and the other fully depleted, leading to 25 
FIG. 2 shows C-V characteristic curves from a pair 2o 
with Cbor= €barA/dbar and C’m; ,7  = Edrifr/ddrlfr, where A 
is the area of each single diode, E B . ~ R  is the dielectric 
constant of the barrier and edrifris the dielectric constant 
of the drift region. The halfwidth of the C-V curve is 35 
close to 2Vj. where Vf is called flatband voltage be- 
cause at that voltage the field at the barrier is zero, 
marking the transition between accumulation and de- 
pletion of the drift region. 
For the most general case of a trapezoidal barrier, as 
shown in FIG. 3, the flatband voltage Vf is determined 
by the following Equation (7) from the n-type doping 
sheet, Nsheer, together with the barrier height at the 
metal interface, @,v. the barrier height at the interface 45 
with the drift material, @D. and a and Nf, the back 
contact layer, @.y,(=O.l V at room temperature). 
40 
with L~=u2c, j , i / lkT/q~n+ being the Debye length of 55 
the back contact layer N+.  This formation covers sev- 
eral types of barriers which are listed in Table 2. In 
particular, this discussion refers tot he triangular barrier 
created by the doping sheet in all-GaAs material, i.e., 
@ ~ = 0 ,  as a Mott barrier. 
TABLE 2 
60 
Properties of various barriers 
Barrier mbar/ 
Type Material Drift Region @ d V ]  Qg[vI m o  h5 -_ 
Mott GaAs GaAs 0.8 0 0.07 
Hetero- AlGaAs GaAs 1.2 0.4 0.10 
junction 
Hetero- AlAs GaAs :r 2.0 1.0 0.15 
4 
TABLE 2-continued 
Properties of various barriers 
Barrier mbarl 
Type Material Drift Region @.4\’] @D[V] m o  
0.6 0.19 junction :X 1.4 
Oxide Si02 Si 3.2 . . . 4.1 3 / 2  1.0 
As the capacitance changes, the series resistance also 
changes, as shown in FIG. 2. The maximum, 
Rmox=2R’mox+R.~+~ (9 )  
is the resistance of both drift regions of the back-to-back 
diodes in accumulation plus the parasitic series resis- 
tance, whereas the minimum 
Rmin=R’mox+ R.v+* (10) 
is the resistance of only one accumulated diode plus 
parasitic because the other diode is fully depleted. As a 
reasonable average value R =  1.5 Rmax’+R,v+ has been 
used in the simulations. 
FIG. 4 shows a simulated result for a tripler to 200 
GHz. For a given halfwidth 2Vj the efficiency -q peaks 
at a certain input power with the peak shifting to higher 
powers, broadening and reaching a saturation value for 
larger halfwidths. Furthermore, the input power is !e- 
lated to the peak voltage drop over the capacitance Vc,  
by P;,,c:V,. The condition for maximum efficiency, 
obtained from many simulations. can be described by 
where 2 V j  should be much larger than kT/q for a 
BIN +structure. 
A discussion of what limits  follows with reference 
to FIG. 5 where the conduction band edge of back-to- 
back BIN+ structure with Mott barriers and a 100 nm 
drift region has been plotted from a PISCES simulation 
depicting the situation 100 ps after the application of a 
large voltage step. (The solution after only 10 ps is 
practically identical as expected for a transit time of the 
order of 1 ps.) The steady-state solution differs by a 
decreased voltage drop over the forward biased barrier 
due to a substantial leakage conductance. The fields are 
high in the reverse biased diode and low in the forward 
biased diode as long as the input frequency is much 
smaller than the cut-off frequency. 
The forward biased barrier exhibits a leakage current 
of density 
which is caused by thermionic emission (TE) over the 
barrier with mbor being its effective mass and @B its 
effective height. The leakage current in the reference 
biased harrier is dominated by Fowler-Nordheim (FN) 
tunneling with a density 
(13) 
C 
5,278.444 
J 
which, in contrast to the thermionic current, is a 
reverse leakage barrier Eb,,>O. As a consequence, 
the current rises very sharply with the total applied 
voltage and will overtake the forward leakage current 
at a breakdown voltage. Beyond that voltage, the barri- 
ers would become highly rectifying in a sense that 
would lead to a build-up of charge between the barriers, 
which would shift the flatband voltage. 
This functional breakdown voltage is estimated by 
equating the exponents of Equations (12) and (13). This 
leads to the barrier breakdown field 
(14) 
3h @ B  4 ELW,BD = 
which at T = 300k reduces to 
FIG. 5 shows by the solid line triangular peak the effec- 
tive height of the Mott barrier (around 0.3 V). A dotted 
line shows the effective height of a heterojunction bar- 
rier to be higher and not so thin that current tunnels 
through the barrier. Thus, the above derivation of the 
breakdown holds not only for Mott (triangular) barriers 
but also for the trapezoidal heterojunction and oxide 
barriers as long as these barriers are not so thin that the 
current tunnels through the full barrier at breakdown. 
Le.. @ . ~ - E b a r , ~ & a r S O  must be fulfilled. For these 
trapezoidal barriers, shown by a dotted line in FIG.  5, 
which leak only a little in forward direction, it is esti- 
mated that @ B = @ D  as the voltage drop over the for- 
ward biased diode will be about Vf, which will usually 
be larger than @.W-@D, of FIG. 3. 
The breakdown voltage of a single diode is related to 
the barrier breakdown field by 
Applying Q= SCdV to the single and the back-to-back 
diodes, the breakdown voltage of the latter becomes 
with 
This derivation assumes that the voltage drop over the 
barriers is still determined by their capacitance rather 
than their conductance, which is a good approximation 
for heterojunction barriers at high frequency operation. 
(Note that VBD decreases with increase in sheet doping 
as illustrated by the dashed line in FIG. 5.) 
Table 2 above lists the properties of various barriers 
starting with the simple GaAs Mott barrier, suitable 
only for low-power applications, and progressing to 
AIGaAs/GaAs with about 50% AI,AlAs/GaAs and 
SiO2/Si. The Schottky barrier heights @.v of the 111-V 
compounds have been estimated by the g-bandgap rule. 
Note that tunneling through the X-valley is facilitated 
6 
by the isotropic momentum distribution in the metal, 
5 
10 
15 
20  
25 
30 
35 
40 
45 
50 
55 
60 
65 
which limits the advantage of a pure AlAs barrier. 
With these parameters and the maxinym allowed 
voltage drop over the capacitance, max(Vc). set equal 
to VBD, the results for the AIGaAs/GaAs heterojunc- 
tion barrier tripler in the following Table 3 have been 
obtained. The area has been chosen to  achieve match- 
able impedance levels. 
TABLE 3 
Simulated Performance of a 
AlGaAs/GaAs BIN+ TriDler to 200 GHz 
20 
80 
6 
15 
5 
20 
2.0 
11.5 
19 
35.5 
6.1 
48 
300 
35 
5.5 x 10'2 
Since already V f z l V  the effective height of the for- 
ward biased heterojunction barrier, @E. was set to @D. 
The area has been chosen to achieve matchable impe- 
dance levels. 
STATEMENT OF THE INVENTIOE; 
The space charge limitation of submillimeter fre- 
quency multiplier devices of the BIN+ type is over- 
come by a BNN' diode structure comprising an n- 
doped layer of semiconductor material functioning as a 
low resistance back contact. a layer of semiconductor 
material with n-type doping functioning as a drift region 
grown on the back contact layer. a 6 doping sheet form- 
ing a positive charge at the interface of the drift region 
layer with a barrier layer, and a surface metal contact. 
The layers thus formed on an n+ doped layer may be 
divided into two isolated bhck-to-back BNN+ diodes by 
etching or ion implantation and separately depositing 
two surface metal contacts. 
By repeating the sequence of the drift region layer 
and the barrier layer with a S doping sheet at the inter- 
face between the drift and barrier layers, a plurality of 
stacked diodes are formed. By etching or otherwise 
dividing the stacked layers into two stacks down to the 
n +  doped back contact layer, such as by ion implanta- 
tion, two isolated multidiode stacks are provided for the 
back-to-back diodes antiseries connected for greater 
output power without sacrificing the advantage of two 
single diodes connected back to back in antiseries by the 
internal n+ doped contact layer. When single or stacked 
diodes are provided on a single chip, they may be iso- 
lated by etching or ion implanting channels down to the 
n+ doped layer and, in the case of etching, filling the 
channels with insulating dielectric material before de- 
positing a pattern of metal for surface contacts. In the 
case of stacked diodes, back-to-back diode isolation 
may be carried out at the same time the stacked layers 
are isolated to divide them into two stacked diodes 
connected back to back. 
The novel features that are considered characteristic 
of this invention are set forth u.ith particularity in the 
appended claims. The invention will best be understood 
5,27 8,444 
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from the following description when read in connection 
with the accompanying drawings. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG la shows schematically a back-to-back diode 
device structure and FIG. l b  is a diagram of its equiva- 
lent circuit. 
FIG. 2 shows graphs of capacitance C and resistance 
R of back-to-back BIN+ diodes as a function of voltage 
drop over capacitance. Halfwidth equals twice the flat- 
band voltage of a single diode. 
FIG. 3 illustrates electron potential distribution of a 
single BIN+ diode with a trapezoidal barrier, biased at 
flatband voltage Vf. The field discontinuity between 
barrier and drift region is controlled by a doping sheet 
close to that interface. 
FIG. 4 are graphs of efficiency for a simulated BIN+ 
tripler to 200 GHz as a function of input power with 
halfwidth of C-V as a parameter with Cm,,=15fF,-- 
Cmj,=5fF and R=20R. 
FIG. 5 illustrates potential distribution in back-to- 
back BIN+ diodes at breakdown voltage VBDcaused by 
tunneling through its reverse biased barrier to show that 
increased sheet doping decreases VBD. 
FIG.  6 illustrates two back-to-back BNN+ diodes for 
a frequency tripler in accordance with the present in- 
vent ion. 
FIG. 7 shows graphs of simulated performance data 
for BNN+ frequency tripler of FIG. 6 with Cm0.r- 
=30fF, Cmjn= 11fF and R=5R. 
FIG. 8 illustrates a plurality of diodes stacked into 
two isolated stacks over one n- contact layer to form 
back-to-back BNN- diodes of higher power capability. 
DETAILED DESCRIPTION OF T H E  
INVENTION 
In the present embodiment. a heterojunction barrier 
is used instead of a Mott barrier because it is superior in  
withstanding breakdown as indicated by the trapezoidal 
(dotted line) barrier versus the triangular (solid line) 
barrier. in FIG. 5 
It has been discovered that if enough n-type bulk 
doping is added to the drift region to create a BNN+ 
diode shown in FIG. 6.  the current is no longer space 
charge limited. The resistance of the undepleted drift 
region becomes 
R'mox=pddri/r/A. (19) 
where p = l / q N p  is the resistivity, which in turn de- 
pends on the doping and the electron mobility. The 
intrinsic cut-off frequency becomes 
loci= I/R'm&"mj"= I/cp. (20) 
Le., determined by dielectric relaxation. Unfortunately, 
the mobility and with it the relaxation time degrades 
when the field in the drift region exceeds a critical field, 
Ecrj,. Although the mobility has a complex functional 
dependence on the spatial and temporal distribution of 
5 
IO 
15 
2 0  
2 5  
30 
35 
4 0  
45 
50 
55 
the electric field, a simple monotonous model 60 
may be used with a properly adjusted E,r;,=\'Jpoas an 65 
engineering guide. The design goal was to avoid 
Edrifr> Ecrr,as much as possible. Table 1 gives numerical 
values for the intrinsic cut-off frequency of BNN- 
8 
diodes with N =  lOl7/crn3 at low fields and the critical 
field for comparison with BIN+ diodes. These cut-off 
frequencies are clearly much higher than the ones for 
the BIN+ diodes but are restricted to fairly low fields. 
The transition from space charge limited behavior 
occurs when the Debye length 
becomes less than ddrifr. As a side effect, the transition 
from high to low capacitance becomes more gradual, 
i.e., with a long depletion tail, which can be described 
by 
where a= 2C2bar/qN€drifrA2. This approximation holds 
for V<Vf--4kT/q, where the flatband voltage is still 
given by Equation (7), but now with 
where N, is the effective conduction band density of 
states. The graduation of the C-V curve should have 
little effect on tripling for high enough powers as long 
as the diodes "punch through." Le.. the maximum de- 
pletion width reaches ddri/r. If punch through is reached 
exactly when the barrier breaks down, then 
(25) 
i.e., a reduction of almost a factor 2 in comparison to the 
BIN+ if Nslleer is not reduced. 
Table 4 belo\v compares the properties BIN' and 
BNN+ diodes with the intrinsic cut-off frequency de- 
fined as 
TABLE 3 
Comparison of BIN4 and BNN' diodes 
BINA (L0cb.w > ddnfi BNN+ (LDebrr < ddnj 
Steep transition with 
large constant slope 
(dC/dV)/C = qAT 
High harmonic content 
at low power 
Space charge n(x.V) injected 
into drift region N from 
N+ layer 
Rmox' = ddri/r2/2cdri/rvsA 
Transit time limited response 
uci = 2'Js/ddri/r 
for Edrfi > Ecrir = US/P 
No space charge in depletion - average field at harrier 
Wide power range of 
moderate efficietw 
Gradual transition 
with long tail 
Co:l/\C;- 
3rd harmonic little effected 
at high power 
n = N in undepleted drift region 
n - 0 in depleted part 
Rmor' = ddrifXl + Edri/r/Ecrir)qNpA 
Relaxation time limited response 
W I  = I / C f ( l  + Edri/r/Emr 
with l/p = qNp 
Positive space cha-ge in depletion - higher than avg. field at harrier - lo\ver hreakdown voliage 
Narrower poxver range 
of high efficiency 
5,27 8,444 
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-Table 1 above gives numerical values for the intrinsic varactors while preserving the planarity with Schottky 
cut-off Si BIN+ and GaAs BNN+ diodes that show the contacts at the surface barriers. Thus, whereas back-to- 
superiority of GaAs BNN+ diodes at low fields. back BNN+ triplers are similar in their performance to 
As noted hereinbefore, the relaxation time degrades overdriven Schottky barrier varactor triplers with care- 
when the field in the drift region exceeds the critical 5 fully engineered back contacts and idlers, the stacked 
field. The formulas given in Table 4 are based on the BNN+ structure provides higher power capability 
simple monotonous model for the field dependent mo- while maintaining the simplicity of circuit integration, 
bility given by Equation (21). Estimates of the value of Although particular embodiments of the invention 
range from o.6x1017 cm/s for space averaging to  10 nized that modifications and variations may readily 
the average electron velocity in 100 nm GaAs layers 
3X 1017 cm/s for time averaging. A simulation for tran- 
sit time devices gave values 1 . . . 2X 1017 cm/s. 
For  large signal simulations, it is easier to monitor the 
total current rather than the field in the drift region. 
Since, according to  Equation (211, the current reaches 15 A semiconductor diode Structure on a substrate 0.5 of its saturation value at the critical field, this should useful for harmonic generation of millimeter or submil- be the maximum current allowed to  flow in the diode limeter wave radiation from a fundamental input wave without serious degradation in the frequency response. 
FIG. 7 shows simulated results of a back-to-back AI- comprising 
G ~ ~ ~ / ~ ~ ~ ~  BNN+ to 200 GHz with 2o a layer Of n+ doped semiconductor material on said 
N=2.5X1017 ~ m - ~ ,  dbar=2O nm, dd,if,=100 nm, substrate, 
~ ~ ~ ~ ~ , = 4 ~  1012 cm-2, and A=13 ~ m .  The assumed a layer of n doped semiconductor material forming a 
series resistance of 5 R is largely due to the parasitic drift region on said n+ doped layer, 
series resistance of the back region with a sheet of positive charge formed by surface doping 
N+ = 3 x  1018/,,3. Improved doping methods are 25 said n doped layer on a surface thereof opposite 
likely to bring this resistance below 2 R. The maximum said n+ doped layer, and 
current is calculated as a barrier layer formed over said sheet of doping by a 
layer of electrically insulating material 
(26) a surface metal contact being deposited over said 
This restricts the maximum input and output powers to  2. A semiconductor diode structure as defined in 
Pln=8 mW and Pmr=4.5 mW. A still higher doping of claim 1 including a second identical semiconductor 
the drift region would cause the Peak voltage to  exceed diode structure on said substrate with a separate surface 
the b r ~ ~ k d o w n  limit. Thus, increasing the doping to metal contact deposited over said barrier layer of said 
2.5X loi7 Cm-3 increases the maXimUm CUrrent to 50 35 second semiconductor diode structure with a gap be- 
mA and ad Output Power to  about mW ad 4.5 tween both surface metal contacts to form two antiser- 
have been described and illustrated herein, it iS recog- 
occur to those in the art. consequently, it is 
intended that the claims be interpreted to cover such 
modifications and variations, 
We claim: 
IsOr/2 = q.V5.4/2 = 50mA 
30 barrier layer. 
mW, respectively. ies back-to-back diodes. 
3. A semiconductor diode structure as defined in 
structure, its achievable output power per unit device claim wherein said back layer of doped 
levels (aA) could be increased by increasing the area if doped GaAs, said barrier layer 
Despite the higher tripling efficiency of the BNN- 
area is not higher than that Of the The power 40 semiconductor is GaAs, said drift region layer of semi- 
conductor material is 
lower impedance levels 
Other approach be to 
be matched' An- 
rep1ace each 
of semiconductor material is AIGaAs, and said sheet 
doping at an interface of said drift region layer and said 
barrier layer of semiconductor material is n-type. BNN+ diode by a stack of BNN+ diodes in series as shown in FIG. 8 in order to bring the impedance up 45 4. A semiconductor diode structure as defined in again. After epitaxially growing the back contact (n+ claim 3 including a second identical semiconductor GaAs) layer, the layers of n-type GaAs for the drift 
regions and for the barriers are alternatively diode structure on said substrate with a separate surface 
grown for the stacked diodes with n-type 6 doping metal contact deposited over said barrier layer of said 
second semiconductor diode structure with a gap be- sheets on the two each drift region (n GaAs) layer. 
GaAs 50 tween both said surface contacts to form two antiseries 
layers with adjacent AiGaAs barriers is 1.2 X 1012/cm2, back-to-back diodes. 
except at the interface of the last n GaAs layer on the 5. A semiconductor diode structure as defined in 
stack and A ~ G ~ A ~  barrier between it and the metal Claim 3 wherein said drift region layer and said barrier 
contact, which is 2.1 x 1012/cm3. The n-type doping of 55  layer with said n-type doping sheet therebetween of 
each GaAs layer is 1 . 1 2 ~  ]017/cm3. The thickness, said first diode StrUCtUre are electrically isolated from 
ddrifr, of the GaAs layers is 225 nm, and the thickness. said drift region layer and said barrier layer with said 
dbar, of the barrier layers is 56.2 nm. The device parame- n-tYPe doping sheet therebetween to form two separate 
terS were optimized for maximum power output at a diodes connected back-to-back in antiseries. 
trebling frequency of 200 GHz. 6. A semiconductor diode structure as defined in 
No metal or N +  layers would be necessary inside the claim 5 wherein each separate diode includes a plurality 
stacks for the stacked diodes. A single metal contact for of drift region layers ad barrier layers alternated in 
each stack of diodes directly over the last barrier layer sequence starting with a barrier layer and concluding 
grown completes the back-to-back stacked BNN+ di- with a barrier layer, and a n-type doping sheet formed at 
odes. Once the structure of the device is completed, the 65 each interface between a barrier layer and each drift 
substrate may be removed by etching. The device ap- region layer. 
The n-type 6 doping at the interface of the 
6o 
proaches the configuration of a stack of single barrier * * * * *  
